Remote Senior R&D Engineer - RISC-V Memory Hierarchy (Italy or Netherlands based)

Posted

This job is closed

This job post is closed and the position is probably filled. Please do not apply.  Automatically closed by a robot after apply link was detected as broken.

Description:

  • Axelera AI is seeking a Senior R&D Engineer with expertise in memory hierarchy design and validation for high-performance AI processing elements.
  • The role involves developing and optimizing classical memory hierarchies (L1/L2/L3) tailored for AI processing, focusing on high performance and non-blocking designs.
  • Responsibilities include designing and validating coherent cache architectures for advanced AI workloads, minimizing latency, and maximizing throughput in memory-intensive applications.
  • The candidate will leverage a deep understanding of the RISC-V Weak Memory Model (RVWMO) to design memory systems that align with RISC-V specifications.
  • The position requires modeling, analyzing, and validating memory consistency across various processing scenarios and contributing to the development of RVWMO validation tools.
  • The engineer will develop simulation and hardware models to test memory systems and collaborate with architecture and verification teams to ensure alignment with system-level requirements.
  • Staying updated on advancements in memory hierarchy design and AI processing architectures is essential, along with proposing novel approaches to emerging challenges.
  • The role includes contributing to technical publications, patents, and standards related to memory systems and AI hardware.

Requirements:

  • A Master's or PhD in Computer Engineering, Electrical Engineering, Computer Science, or a related field with a focus on memory systems or AI processing is required.
  • The candidate must have experience in designing and optimizing L1/L2/L3 cache hierarchies for high-performance systems, particularly AI processing units.
  • A strong understanding and practical experience with the RISC-V Weak Memory Model (RVWMO) in memory system design and validation is essential.
  • Hands-on experience with coherent cache architectures supporting scalable, efficient AI workloads is necessary.
  • Proficiency in using simulation and hardware modeling tools for testing memory systems and validating performance is required.
  • The candidate should have a passion for staying current with advancements in memory system design and AI technologies, with experience contributing to publications or patents.
  • Strong ability to work with cross-functional teams and communicate complex technical ideas effectively is important.
  • Proficiency in English, both spoken and written, is mandatory.

Benefits:

  • Axelera AI offers an attractive compensation package, including a pension plan and extensive employee insurances.
  • Employees have the option to acquire company shares as part of their compensation.
  • The company promotes an open culture that supports creativity and continual innovation.
  • Collaborative ownership and freedom with responsibility characterize the work environment.
  • Axelera AI is committed to equal opportunity and diversity, fostering a warm and inclusive environment for all team members.
About the job
Posted on
Job type
Salary
-
Experience level
Technology stack
R
Leave a feedback